Does this schematic actually work?  I would imagine there is some propagation delay through the decade counter that will prevent the clock signal from lining up with the pulse from the counter at the AND gates... any comments on this?